mirror of
https://github.com/signalwire/freeswitch.git
synced 2025-02-10 18:57:45 +00:00
You need an enabled jitter buffer for FEC to work. If a packet is missing we look in the jitter buffer for the next one, if the next packet is present we pass it to the decoder to extract the FEC info from it. If there's no FEC inside the packet, the Opus decoder will return PLC.
Merge pull request #262 in FS/freeswitch from feature/FS-7587-add-ipv6-support-to-verto-websockets to master
…
…
…
…
…
…
…
Description
FreeSWITCH is a Software Defined Telecom Stack enabling the digital transformation from proprietary telecom switches to a versatile software implementation that runs on any commodity hardware. From a Raspberry PI to a multi-core server, FreeSWITCH can unl
Multiple Licenses
268 MiB
Languages
C
64.4%
C++
21.8%
JavaScript
4.7%
Assembly
2%
Makefile
1%
Other
5.4%